
**Dot Matrix LCD
Driver & Controller****Features**

- n Internal Memory
 - Character Generator ROM
 - Character Generator RAM: 320 bits
 - Display Data RAM: 80 x 8bits for 80 digits
- n Power Supply Voltage: 2.7V~5.5V
- n LCD Supply Voltage 3~10V(VDD -V5)
- n CMOS Process
- n 1/8 Duty, 1/11 Duty or 1/16 Duty: selectable
 - (1/8 duty, 5 x 7 dots formal 1 line; 1/11 duty, 5 x 10 dots formal 1 line; 1/16 duty, 5 x 7 formal 2 line)
- n Bare Chip Available

Descriptions

The NT7070B is a dot matrix LCD driver & controller LSI that is fabricated by low CMOS technology. It is capable of displaying 1 or 2 lines with the 5 x 7 + cursor format or 1 line with the 5 x 10 + cursor dots formats.

Applications

- n Character type dot matrix LCD driver & controller.
- n Internal driver : 16 common and 80 segment signal output.
- n Display character format; 5 x 7 dots + cursor, 5 x 10 dots + cursor.
- n Easy interface with a 4 bit or 8 bit MPU.
- n Display character pattern: refer to table 2-1,2-2.
- n The special character pattern can be programmable by Character Generator RAM directly.
- n A customer character pattern can be programmable by mask option.
- n Automatic power on reset function.
- n It can drive a maximum 80 character by using the NT7065B or NT7063B.
- n It is possible to read both Character Generator RAM and Display Data RAM from MPU.

Ordering Information

NT7070B-F4 0

Character Fonts


0: English-Japanese Character Font

Value of Built-in Bias Resistors

4: Built-in Bias Resistors = 4K Ohm \pm 15%

Pad Diagram

Note: Please connects the substrate to V_{DD} or Floating



Pad Location

Pad number	Signal name	Coordinate		Pad number	Signal name	Coordinate	
		X(μ m)	Y(μ m)			X(μ m)	Y(μ m)
1	SEG33	-1428.70	1904.10	62	COM3	1428.70	-1835.90
2	SEG32	-1428.70	1794.10	63	COM4	1428.70	-1725.90
3	SEG31	-1428.70	1684.10	64	COM5	1428.70	-1615.90
4	SEG30	-1428.70	1574.10	65	COM6	1428.70	-1505.90
5	SEG29	-1428.70	1464.10	66	COM7	1428.70	-1395.90
6	SEG28	-1428.70	1354.10	67	COM8	1428.70	-1285.90
7	SEG27	-1428.70	1244.10	68	COM9	1428.70	-1175.90
8	SEG26	-1428.70	1134.10	69	COM10	1428.70	-1065.90
9	SEG25	-1428.70	1024.10	70	COM11	1428.70	-955.90
10	SEG24	-1428.70	914.10	71	COM12	1428.70	-845.90
11	SEG23	-1428.70	804.10	72	COM13	1428.70	-735.90
12	SEG22	-1428.70	694.10	73	COM14	1428.70	-625.90
13	SEG21	-1428.70	584.10	74	COM15	1428.70	-515.90
14	SEG20	-1428.70	474.10	75	COM16	1428.70	-405.90
15	SEG19	-1428.70	364.10	76	SEG80	1428.70	-295.90
16	SEG18	-1428.70	254.10	77	SEG79	1428.70	-185.90
17	SEG17	-1428.70	144.10	78	SEG78	1428.70	-75.90
18	SEG16	-1428.70	34.10	79	SEG77	1428.70	34.10
19	SEG15	-1428.70	-75.90	80	SEG76	1428.70	144.10
20	SEG14	-1428.70	-185.90	81	SEG75	1428.70	254.10
21	SEG13	-1428.70	-295.90	82	SEG74	1428.70	364.10
22	SEG12	-1428.70	-405.90	83	SEG73	1428.70	474.10
23	SEG11	-1428.70	-515.90	84	SEG72	1428.70	584.10
24	SEG10	-1428.70	-625.90	85	SEG71	1428.70	694.10
25	SEG9	-1428.70	-735.90	86	SEG70	1428.70	804.10
26	SEG8	-1428.70	-845.90	87	SEG69	1428.70	914.10
27	SEG7	-1428.70	-955.90	88	SEG68	1428.70	1024.10
28	SEG6	-1428.70	-1065.90	89	SEG67	1428.70	1134.10
29	SEG5	-1428.70	-1175.90	90	SEG66	1428.70	1244.10
30	SEG4	-1428.70	-1285.90	91	SEG65	1428.70	1354.10
31	SEG3	-1428.70	-1395.90	92	SEG64	1428.70	1464.10
32	SEG2	-1428.70	-1505.90	93	SEG63	1428.70	1574.10
33	SEG1	-1428.70	-1615.90	94	SEG62	1428.70	1684.10
34	VSS	-1394.10	-1775.90	95	SEG61	1428.70	1794.10
35	OSC2	-1428.70	-1973.80	96	SEG60	1428.70	1904.10
36	OSC1	-1428.70	-2088.10	97	SEG59	1396.30	2114.50
37	V1	-1277.30	-2113.70	98	SEG58	1276.30	2114.50
38	V2	-1167.30	-2113.70	99	SEG57	1156.30	2114.50
39	V3	-1057.30	-2113.70	100	SEG56	1046.30	2114.50
40	V4	-947.30	-2113.70	101	SEG55	936.30	2114.50
41	V5	-837.30	-2113.70	102	SEG54	826.30	2114.50
42	NC	-727.30	-2113.70	103	SEG53	716.30	2114.50
43	CLK1	-586.30	-2113.70	104	SEG52	606.30	2114.50
44	CLK2	-476.30	-2113.70	105	SEG51	496.30	2114.50
45	M	-366.30	-2113.70	106	SEG50	386.30	2114.50
46	D	-256.30	-2113.70	107	SEG49	276.30	2114.50

Pad Location (Continued)

Pad number	Signal name	Coordinate		Pad number	Signal name	Coordinate	
		X(μm)	Y(μm)			X(μm)	Y(μm)
47	RS	-146.30	-2113.70	108	SEG48	166.30	2114.50
48	R/W	-36.30	-2113.70	109	SEG47	56.30	2114.50
49	E	73.70	-2113.70	110	SEG46	-53.70	2114.50
50	VDD	183.70	-2113.70	111	SEG45	-163.70	2114.50
51	DB0	293.70	-2113.70	112	SEG44	-273.70	2114.50
52	DB1	403.70	-2113.70	113	SEG43	-383.70	2114.50
53	DB2	513.70	-2113.70	114	SEG42	-493.70	2114.50
54	DB3	623.70	-2113.70	115	SEG41	-603.70	2114.50
55	DB4	733.70	-2113.70	116	SEG40	-713.70	2114.50
56	DB5	843.70	-2113.70	117	SEG39	-823.70	2114.50
57	DB6	953.70	-2113.70	118	SEG38	-933.70	2114.50
58	DB7	1063.70	-2113.70	119	SEG37	-1043.70	2114.50
59	NC	1173.70	-2113.70	120	SEG36	-1153.70	2114.50
60	COM1	1428.70	-2065.90	121	SEG35	-1273.70	2114.50
61	COM2	1428.70	-1945.90	122	SEG34	-1393.70	2114.50

Pin Descriptions

PIN	I/O	NAME	DESCRIPTION	INTERFA CE
V _{DD}		Operating Voltage	For logic circuit (+2.7~+5.5V)	Power Supply
V _{SS}			0V(GND)	
V ₅		Driver Supply Voltage	Bias voltage level for LCD driving	
V1~V4	Driver Supply Voltage	Bias voltage level for LCD driving. Divided by five built-in resistors (1/5 bias)(*built-in resistors type)		
SEG1~80	O	Segment output	Segment signal output for LCD driver	LCD
COM1~16	O	Common output	Common signal output for LCD driver	LCD
OSC1,OSC2	I(OSC1), O(OSC2)	Oscillator	When use internal oscillator, connect the external Rf resistor. If external clock is used, connect it to OSC1(no built-in resistors type) Bonding or not for adjusting OSC frequency at V_{DD}=5V or 3V(*built-in resistors type)	External resistor/O scillator(O SC1)/no connectio n
CLK1, CLK2	O	Extension driver latch (CLK1) / shift (CLK2) clock	Each outputs extension driver latch clock and extension driver shift clock	Extension driver
M	O	Alternated signal for LCD driver output	Outputs the alternating signal to convert LCD driver waveform to AC	Extension driver
D	O	Display data interface	Outputs extension driver data (the 81st dot's data)	Extension driver
RS	I	Register select	Used as register selection input. When RS = "High", Data register is selected. When RS = "Low", Instruction register is selected.	MPU
R/W	I	Read/ Write	Used as read/write selection input. When R/W = "High", read operation. When R/W = "Low", write operation.	MPU
E	I	Read/ Write enable	Read /write enable signal.	MPU
DB0~DB3	I/O	Data bus 0~7	When in 8-bit bus mode, used as low order bi-directional data bus. During 4-bit bus mode open these pins.	MPU
DB4~DB7			When in 8-bit bus mode, used as high order bi-directional data bus. In case of 4-bit bus mode, used as both high and low order. DB7 is used for Busy Flag output.	MPU
NC		No connection	These pins must be fixed to open	

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Operating voltage	V_{DD}	-0.3 ~ +7.0	V
Power supply voltage	V_{LCD}	$V_{DD}-15.0 \sim V_{DD}+0.3$	V
Input voltage	V_{IN}	-0.3 ~ $V_{DD}+0.3$	V
Operating temperature	T_{OPR}	-30 ~ +85	°C
Storage temperature	T_{STG}	-55 ~ +125	°C

※ Voltage greater than above may damage the circuit ($V_{DD} \geq V1 \geq V2 \geq V3 \geq V4 \geq V5$)

Electrical Characteristics

DC characters ($V_{DD} = 4.5V \sim 5.5V$, $T_a = +25^\circ C$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Operating voltage	V_{DD}	-	4.5	-	5.5	V
Operating current	I_{DD}	Internal oscillation or external clock ($V_{DD}=5.0V$, $f_{OSC}=270KHz$)	-	0.3	0.6	mA
Input voltage(1) (except OSC1)	V_{IH1}	-	2.2	-	V_{DD}	V
	V_{IL1}	-	-0.3	-	0.6	
Input voltage(2) (OSC1)	V_{IH2}	-	$V_{DD}-1.0$	-	V_{DD}	V
	V_{IL2}	-	-0.2	-	1.0	
Output voltage(1) (DB0 to DB7)	V_{OH1}	$I_{OH}=-0.205mA$	2.4	-	-	V
	V_{OL1}	$I_{OL}=1.2mA$	-	-	0.4	
Output voltage(2) (except DB0 to DB7)	V_{OH2}	$I_O=-40 \mu A$	$0.9V_{DD}$	-	-	V
	V_{OL2}	$I_O=40 \mu A$	-	-	$0.1V_{DD}$	
Voltage drop	V_{dCOM}	$I_O=\pm 0.1mA$	-	-	0.2	V
	V_{dSEG}		-	-	0.2	
Input leakage current	I_{LKG}	$V_{IN}=0V \sim V_{DD}$	-1	-	1	μA
Input low current	I_{IL}	$V_{IN}=0V$, $V_{DD}=5V$ (PULL UP)	-40	-100	-180	
Internal clock (no built-in resistors type)	f_{OSC}	$R_f=91K\Omega \pm 2\%$ ($V_{DD}=5V$)	190	270	350	KHz
Internal clock (built-in resistors type)	f_{OSC}	Built-in resistor & bonding wire ($V_{DD}=5V$)	190	270	350	KHz
LCD driving voltage	V_{LCD}	$V_{DD}-V_5$ (1/5, 1/4 bias)	3.0	-	10.0	V

Electrical Characteristics (Continued)

 DC characters ($V_{DD} = 2.7V \sim 4.5V$, $T_a = +25^{\circ}C$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Operating voltage	V_{DD}	-	2.7	-	4.5	V
Operating current	I_{DD}	Internal oscillation or external clock ($V_{DD}=3.0V$, $f_{OSC}=270KHz$)	-	0.15	0.3	mA
Input voltage(1) (except OSC1)	V_{IH1}	-	$0.7V_{DD}$	-	V_{DD}	V
	V_{IL1}	-	-0.3	-	0.4	
Input voltage(2) (OSC1)	V_{IH2}	-	$0.7V_{DD}$	-	V_{DD}	V
	V_{IL2}	-	-	-	$0.2V_{DD}$	
Output voltage(1) (DB0 to DB7)	V_{OH1}	$I_{OH}=-0.1mA$	$0.75V_{DD}$	-	-	V
	V_{OL1}	$I_{OL}=0.1mA$	-	-	$0.2V_{DD}$	
Output voltage(2) (except DB0 to DB7)	V_{OH2}	$I_O=-40\mu A$	$0.8V_{DD}$	-	-	V
	V_{OL2}	$I_O=40\mu A$	-	-	$0.2V_{DD}$	
Voltage drop	V_{dCOM}	$I_O=\pm 0.1mA$	-	-	0.2	V
	V_{dSEG}		-	-	0.2	
Input leakage current	I_{LKG}	$V_{IN}=0V \sim V_{DD}$	-1	-	1	μA
Input low current	I_{IL}	$V_{IN}=0V$, $V_{DD}=3V$ (PULL UP)	-10	-40	-90	
Internal clock (no built-in resistor type)	f_{OSC}	$R_f=75K\Omega \pm 2\%$ ($V_{DD}=3V$)	190	270	350	KHz
Internal clock (built-in resistors type)	f_{OSC}	Built-in resistor ($V_{DD}=3V$)	190	270	350	KHz
LCD driving voltage	V_{LCD}	$V_{DD}-V_5$ (1/5, 1/4 bias)	3.0	-	10.0	V

 AC characters ($V_{DD} = 4.5V \sim 5.5V$, $T_a = +25^{\circ}C$)

Mode	Item	Symbol	Min.	Typ.	Max.	Unit
Write mode (refer to Fig.1)	E cycle time	T_C	500	-	-	ns
	E rise/fall time	t_R, t_F	-	-	25	
	E pulse width (high, low)	T_W	220	-	-	
	R/W and RS setup time	t_{SU1}	40	-	-	
	R/W and RS hold time	t_{H1}	10	-	-	
	Data setup time	t_{SU2}	60	-	-	
	Data hold time	t_{H2}	10	-	-	
Read mode (refer to Fig.2)	E cycle time	t_C	500	-	-	ns
	E rise/fall time	t_R, t_F	-	-	25	
	E pulse width (high, low)	t_W	220	-	-	
	R/W and RS setup time	t_{SU}	40	-	-	
	R/W and RS hold time	t_H	10	-	-	
	Data output delay time	t_D	-	-	240	
	Data hold time	t_{DH}	20	-	-	

Electrical Characteristics (Continued)

AC characters (VDD = 2.7V~4.5V, Ta = +25°C)

Mode	Item	Symbol	Min.	Typ.	Max.	Unit
Write mode (refer to Fig.1)	E cycle time	t_C	1000	-	-	ns
	E rise/fall time	t_R, t_F	-	-	25	
	E pulse width (high, low)	t_W	400	-	-	
	R/W and RS setup time	t_{SU1}	60	-	-	
	R/W and RS hold time	t_{H1}	20	-	-	
	Data setup time	t_{SU2}	140	-	-	
	Data hold time	t_{H2}	10	-	-	
Read mode (refer to Fig.2)	E cycle time	t_C	1000	-	-	ns
	E rise/fall time	t_R, t_F	-	-	25	
	E pulse width (high, low)	t_W	400	-	-	
	R/W and RS setup time	t_{SU}	60	-	-	
	R/W and RS hold time	t_H	20	-	-	
	Data output delay time	t_D	-	-	480	
	Data hold time	t_{DH}	5	-	-	

AC characters (VDD = 2.7V~4.5V, Ta = +25°C)

Mode	Characteristic	Symbol	Min.	Typ.	Max.	Unit
Interface mode with extension driver (refer to Fig.3)	Clock pulse width (high, low)	t_W	800	-	-	ns
	Clock rise/ fall time	t_R, t_F	-	-	100	
	Clock setup time	t_{SU1}	500	-	-	
	Data setup time	t_{SU2}	300	-	-	
	Data hold time	t_{DH}	300	-	-	
	M delay time	t_{DM}	-1000	-	1000	




Fig.1. Write mode timing diagram




Fig.2. Read mode timing diagram





Fig.3. Interface mode with extension driver timing diagram

Block Diagram



Function Description

System Interface

This chip has all two kinds of interface type with MPU: 4-bit and 8-bit bus. 4-bit bus and 8-bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register (IR).

The data register (DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM automatically.

The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS input pin in 4-bit/8-bit bus mode.

Table 1. Various kinds of operations according to RS and R/W bits.

RS	R/W	Operation
L	L	Instruction write operation (MPU writes instruction code into IR)
L	H	Read busy flag (DB7) and address counter (DB0~DB6)
H	L	Data write operation (MPU writes data into DR)
H	H	Data read operation (MPU reads data from DR)

Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W=High through DB7 port. Before executing the next instruction, be sure that BF is not High.

Address Counter (AC)

Address Counter (AC) stores DDRAM/CGRAM addresses transferred from IR. After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0~DB6 ports.

Display Data RAM (DDRAM)

DDRAM stores display data of maximum 80 x 8 bits (80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number. (Refer to Fig.4.)




Fig.4. DDRAM Address

1) 1 line display

In case of 1 line display, the address range of DDRAM is 00H ~ 4FH. Extension drivers will be used. Fig.5 shows the example that 40 segment extension driver is added.

2) 2 line display

In case of 2 line display, the address range of DDRAM is 00H ~ 27H, 40H ~ 67H. Extension drivers will be used. Fig.6 shows the example that 40 segment extension driver is added.




Fig.5. 1-line X 24ch, display with 40 SEG extension driver.




Fig.6. 2-line X 24ch, display with 40 SEG extension driver.

CGROM (Character Generator ROM)

CGROM has 240 characters pattern. (Refer to Table 2-1,2-2)

CGRAM (Character Generator RAM)

CGRAM has up to 5 x 8 dot, 8 characters. By writing font data to CGRAM, user defined character can be used. (Refer to Table 3)

Timing Generation Circuit

Timing generation circuit generates clock signals for the internal operations.

LCD Driver Circuit

LCD Driver circuit has 16 common and 80 segment signals for LCD driving.

Data from CGRAM/CGROM is transferred to 80 bits segment latch serially, and then it is stored to 80 bits shift latch. When each common is selected by 16 bits common register, segment data also output through segment driver from 80 bits segment latch.

In case of 1-line display mode, COM1 ~ COM8 have 1/8 duty or COM1 ~ COM11 have 1/11 duty, and in 2-line mode, COM1 ~ COM16 have 1/16 duty ratio.

Cursor/Blink Control Circuit

It controls cursor/blink ON/OFF at cursor position.

Table 2-1 Standard Character pattern (NT7070B-FX0)

		Higher 4-bit of character code (Hex.)																	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Lower 4-bit of character code (Hex.)	0	CG RAM (1)			0	Q	P	˘	P					-	夕	三	α	P	
	1	(2)		!	1	A	Q	a	a					。	ア	チ	△	ä	q
	2	(3)		"	2	B	R	b	r					「	イ	ツ	×	β	θ
	3	(4)		#	3	C	S	c	s					」	ウ	テ	ε	ε	ω
	4	(5)		\$	4	D	T	d	t					、	エ	ト	ト	μ	Ω
	5	(6)		%	5	E	U	e	u					・	オ	ナ	1	σ	Ü
	6	(7)		&	6	F	V	f	v					ヲ	カ	ニ	ヨ	ρ	Σ
	7	(8)		'	7	G	W	g	w					ヲ	キ	ヌ	ラ	g	π
	8	(1)		(8	H	X	h	x					ィ	ク	ネ	リ	ル	⊗
	9	(2))	9	I	Y	i	y					ィ	ケ	ル	ル	”	γ
	A	(3)		*	:	J	Z	j	z					エ	コ	ハ	レ	j	〒
	B	(4)		+	;	K	[k	{					オ	サ	ヒ	ロ	×	π
	C	(5)		,	<	L	¥	l						オ	シ	フ	フ	φ	円
	D	(6)		-	=	M]	m	}					ユ	ヌ	ハ	フ	ト	÷
	E	(7)		.	>	N	^	n	→					ヨ	セ	ホ	”	π	
	F	(8)		/	?	O	_	o	+					ウ	ツ	マ	”	ö	■

Table 3. Relationship between Character Code (DDRAM) and Character pattern (CGRAM)

Character Code (DDRAM data)								CGRAM address						CGRAM data								Pattern number
D7	D6	D5	D4	D3	D2	D1	D0	A5	A4	A3	A2	A1	A0	P7	P6	P5	P4	P3	P2	P1	P0	
0	0	0	0	X	0	0	0	0	0	0	0	0	0	X	X	X	0	1	1	1	0	Pattern 1
				.							0	0	1				1	0	0	0	1	
				.							0	1	0				1	0	0	0	1	
				.							0	1	1				1	1	1	1	1	
				.							1	0	0				1	0	0	0	1	
				.							1	0	1				1	0	0	0	1	
				.							1	1	0				1	0	0	0	1	
				.							1	1	1				0	0	0	0	0	
			
			
0	0	0	0	X	1	1	1	1	1	1	0	0	0	X	X	X	1	0	0	0	1	Pattern 8
				.							0	0	1				1	0	0	0	1	
				.							0	1	0				1	0	0	0	1	
				.							0	1	1				1	1	1	1	1	
				.							1	0	0				1	0	0	0	1	
				.							1	0	1				1	0	0	0	1	
				.							1	1	0				1	0	0	0	1	
				.							1	1	1				0	0	0	0	0	

"X": don't care

Instruction Description

OUTLINE

To overcome the speed difference between internal clock of NT7070B and MPU clock, NT7070B performs internal operation by storing control information to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus. (Refer to Table 5). Instruction can be divided largely four kinds,

- (1) NT7070B function set instructions (set display methods, set data length, etc.)
- (2) Address set instructions to internal RAM
- (3) Data transfer instructions with internal RAM
- (4) Others instructions.

The address of internal RAM is automatically increased or decreased by 1.

*Note: During internal operation, Busy Flag (DB7) is read High. Busy Flag check must precede the next instruction.

Contents

1) Clear Display

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status. Namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

2) Return Home

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM do not change.

3) Entry Mode Set

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D: Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.

SH: Shift of entire display

When DDRAM read (CGRAM read / write) operation or SH = "Low", shift of entire display is not performed. If SH = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1" : shift left, I/D = "0" : shift right).

4) Display ON/OFF Control

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	C	B

Control display / cursor / blink ON / OFF 1 bit register.

D: Display ON / OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

C: Cursor ON / OFF control bit

When C = "High", cursor is turned on.

When C = "Low", Cursor is disappeared in current display, but I/D register remains its data.

B: Cursor Blink ON / OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.

5) Cursor or Display Shift

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Without Writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. (Refer to Table 4) During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

Table 4. Shift patterns according to S/C and R/L bits

S/C	R/L	Operation
0	0	Shift the cursor to the left, AC is decreased by 1.
0	1	Shift the cursor to the right, AC is increased by 1.
1	0	Shift all the display to the left, cursor moves according to the display.
1	1	Shift all the display to the right, cursor moves according to the display.

6) Function Set

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

DL: Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit mode. When 4-bit bus mode, it needs to transfer 4-bit data by two times.

N: Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.

F: Display font type control bit

When F = "Low", it means 5 x 8 dots format display mode

When F = "High", 5 x 11 dots format display mode.

7) Set CGRAM Address

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC. This instruction makes CGRAM data available from MPU.

8) Set DDRAM Address

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU. When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH". In 2-line display mode (N = 1), DDRAM address is the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

9) Read Busy Flag & Address

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether NT7070B is in internal operation or not. If the resultant BF is High, it means the internal operation is in progress and you have to wait until BF to be Low, and then the next instruction can be performed. In this instruction you can read also the value of address counter.

10) Write data to RAM

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction: DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

11) Read data from RAM

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data. In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction : it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

* In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.

Table 5. Instructions Table

Instruction	Instruction Code										Description	Execution time ($f_{osc}=270K$ Hz)	
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
Clear Display	0	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM and set DDRAM address to "00H" from AC.	1.53ms
Return Home	0	0	0	0	0	0	0	0	0	1	X	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Entry Mode Set	0	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and make shift of entire display enable.	39 μ s
Display ON/OFF control	0	0	0	0	0	0	0	1	D	C	B	Set display(D), cursor(C), and blinking of cursor(B) on/off control bit.	39 μ s
Cursor or Display Shift	0	0	0	0	0	0	1	S/C	R/L	X	X	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	39 μ s
Function Set	0	0	0	0	0	1	DL	N	F	X	X	Set interface data length(DL:4-bit/8-bit), numbers of display line(N: 1-line/2-line), display font type(F: 5X8 dots/ 5X11 dots)	39 μ s
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0		Set CGRAM address in address counter.	39 μ s
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0		Set DDRAM address in address counter.	39 μ s
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0		Whether during internal operation or can not be known by reading BF. The contents of address counter can also be read.	0 μ s
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0		Write data into internal RAM (DDRAM/CGRAM).	43 μ s
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0		Read data from internal RAM (DDRAM/CGRAM).	43 μ s

"X": don't care

Interface with MPU

1) Interface with 8-bits MPU

When interfacing data length is 8-bit, transfer is performed at a time through 8 ports, from DB0 to DB7. Example of timing sequence is shown below.




Fig.7. Example of 8-bit Bus Mode Timing Diagram

2) Interface with 4-bits MPU

When interfacing data length is 4-bit, only 4 ports, from DB4 to DB7, are used as data bus. At first higher 4-bit (in case of 8-bit bus mode, the contents of DB4-DB7) are transferred, and then lower 4-bit (in case of 8-bit bus mode, the contents of DB0-DB3) are transferred. So transfer is performed by two times. Busy Flag outputs "High" after the second transfer are ended. Example of timing sequence is shown below.








Fig.8. Example of 4-bit Bus Mode Timing Diagram

Bias Voltage Divide Circuit

No Built-in resistors type




Built-in resistors type




OSC Frequency Adjusting (*For Built-in resistors type)

The first application VDD=3V (not bounding at all)



The second application VDD=5V (with bounding)



Bonding wire, metal wire, OSC1 and Pad1 pads on board have some capacitance. And this additional capacitance will decrease oscillator frequency at this application mode. To increase the capacitance it is possible to use additional bonding wire (one of the red wires).


Initializing

When the power is turned on, NT7070B is initialized automatically by power on reset circuit. During the initialization, the following instructions are executed, and BF (Busy Flag) is kept "High"(busy state) to the end of initialization.

1. Display Clear instruction Write "20H" to all DDRAM
2. Set Functions instruction
 - DL=1: 8-bit bus mode
 - N =0: 1-line display mode
 - F =0: 5 x 8 font type
3. Control Display ON/OFF instructions
 - D=0: Display OFF
 - C=0: Cursor OFF
 - B=0: Blink OFF
4. Set Entry Mode instruction
 - I/D=1: Increment by 1
 - SH=0: No entire display shift

Frame Frequency


1) 1/8 duty cycle



Line selection period = 400 clocks

One Frame = 400 x 8 x 3.7μs = 11850 μs = 11.9ms (1 clock=3.7μs, fosc=270kHz)


Frame frequency = 1/11.9ms = 84.03 Hz

2) 1/11 duty cycle


Line selection period = 400 clocks

One Frame = $400 \times 11 \times 3.7\mu\text{s} = 16300 \mu\text{s} = 16.3\text{ms}$ (1 clock = $3.7\mu\text{s}$, $f_{osc} = 270\text{kHz}$)

Frame frequency = $1/16.3\text{ms} = 61.4 \text{ Hz}$

3) 1/16 duty cycle



Line selection period = 200 clocks

One Frame = $200 \times 16 \times 3.7\mu\text{s} = 11850 \mu\text{s} = 11.9 \text{ ms}$ (1 clock = $3.7\mu\text{s}$, $f_{osc} = 270\text{kHz}$)

Frame frequency = $1/11.9 \text{ ms} = 84.03 \text{ Hz}$

Initializing by Instruction

1) 8-bit interface mode



Condition: $f_{OSC} = 270\text{KHz}$

N	0	1-line mode
	1	2-line mode

F	0	5X8 dots
	1	5X11 dots

D	0	display off
	1	display on


C	0	cursor off
	1	cursor on

B	0	blink off
	1	blink on

I/D	0	decrement mode
	1	increment mode


SH	0	entire shift off
	1	entire shift on

2) 4-bit interface mode




Application Circuit of NT7070B

No Built-in resistors Type



*When NT7065B is externally connected to NT7070B, you can increase the number of display digits up to 80 characters.

Built-in resistors Type



*When NT7065B is externally connected to NT7070B, you can increase the number of display digits up to 80 characters.

Revision History

Ver. No	Date	Page	Description
1.0	2004/05/04		First edition
1.1	2009/03/12	8 9	Revise data output delay time to 240ns (max.); VDD=4.5~5.5V. Revise data output delay time to 480ns (max.); VDD=2.7~4.5V.
1.2	2009/06/30		Stop to provide NT7070B-FX <u>1</u> (English-European character pattern version).
1.3	2010/6/30	2	Stop to provide NT7070B-F <u>0</u> 1, F <u>2</u> 1 0: No Built-in Bias Resistors Version 2: Built-in Bias Resistors = 2K Version